



3RD GENERATION MRAM DESIGN


9C62256A



9C62256B



9C62256C



ARCHITECTURE	2T2R (REV A)	3T2R (REV B)	3T2R (REV C)
CELL SIZE	11.5 μ^2	18.8 μ^2	24.0 μ^2
1 ST SILICON	7/02	6/03	3/04
DISTURBABLE	YES	NO	NO
CRITICAL CONTROLS	WRITE DIST DISTURB DIST X CURRENT / TIME Y CURRENT / TIME	WRITE DIST — — Y CURRENT / TIME	WRITE DIST — — Y CURRENT / TIME
REPAIRABILITY	2 ROWS	4 ROWS	64 SUB ROWS
REDUNDANT LOGIC	LASER FUSE	LASER FUSE	MRAM LATCH